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Here considered is the input-output behavior of an asynchronous circuit in 
Muller-Bartky's ense. It is shown that a "parallelizable" asynchronous circuit is 
hazard free iff so it is in its synchronous move. The class of parallelizable circuits 
contains properly the class of semimodular circuits. 
The theory of asynchronous circuits introduced by D. E. Muller and W. S. Bartky 
is fundamental in the analysis of logical circuits as well as in the synthesis of large 
scale computing systems. In the former case, however, it is desirable to incorporate in- 
to their theory, some notions familiar in the switching theory, so that practical require- 
ments might be suitably expressed. 
In this paper, we consider ultimate output stability and hazard of an asynchronous 
circuit in .Muller-Bartky's ense. It is shown that a "parallelizable" asynchronous 
circuit is output stable (or hazard free) iff so it is in the synchronous move. In addition, 
semimodular circuits are shown to be parallelizable, while the converse is not always 
true. 
1. NOTATION 
We shall start by reviewing basic notions in Muller-Bartky's theory with slight 
modifications. 
A circuit usually consists of a number of binary switching elements each of which 
has a single output and one or several inputs. The construction of a circuit is then 
described by a system of Boolean transformations a follows (see Fig. I): 
fl(x3, ul) = OR(x3, u,), 
f2(xx, u2) = AND(xx, uz), 
f3(x2) == NOT(x2). 
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Fla. 1. An interconnection f switching elements Ea ("OR"), E2 ("AND"), and Ea ("NOT"). 
The function f~ represents the input-output behavior of the ith element E i , whose 
current output is denoted by x i .  The output x 2 and x 3 serve also as the external 
output of the circuit. The external inputs are represented by u 1 and u2 9 
In general, a circuit C is mathematically defined to be a pair (T, V) of a system 7' of 
transformations f l  ,..., f~ defined over a finite set X and a set V of indices as following: 
m' = A(x l  ..... x~ , ul ..... u~), 
(T)  i ' ,x,~ f,,(x, .... , x,~ , u 1 ..... up), 
V = {i(1),..., i(q)}, 1 ~ i(1) < ..- < i(q) ~ n. 
The parameters u~ ,..., u~ represent the external inputs and the variables &(~), .... xi(q) 
designated in the set V represent the external outputs of the circuit C. 
Remark. A similar formulation is found in Luconi [3] and in [4]. 
In what follows, an n- -  (p- -  or q--)  tuple over the base set X is called state (input 
or output, respectively) of the circuit C. Let 
a =-  (a 1 , . . , ,  an) 
be a state of C. We call output of C in a state a and denote by v(a) the q-tuple 
defined as follows: 
Let 
be an arbitrary input of C and 
V(CI) : (a i (1 )  . . . . .  ai(a) ). 
U = (u l  . . . .  , u~)  
a =: (a  1 .. . . .  a~) ,  b = (b I , . . . ,  b~) 
be arbitra~: states of C. We say that the state of C can be transferred from a to b by the 
input u and denote 
a ~b II 
iff 
for any i (I ,~ i ~ n). 
I f  
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bi - -  ai or  f i (a ,  u) 
b~ = f , ( . ,  u) 
for all i, we denote 
t b -- acu ~ 
Obviously, for any state a and input u, 
(or simply, a'). 
t a - - -~  t~ and o ~ acu ) . 
I t  11 
DFFINITION I. An infinite sequence of states 
~(0) T~(1)~u ~(2) u ' "  ,~(t) u ' ""  
is said to be admissible for the input u iff the following condit ion is satisfied. 
Let t o be a nonnegative integer and i a positive integer not greater than n. Let  c be 
an element of X. I f  
f~(~(t), u) = c 
for any t ~ t o , then there exists an integer T ) t o such that 
~i(t) " -  c 
for any t ~ T, where si(t) denotes the ith component of ~(t). ( Informal ly speaking, a 
switching element may be lazy but must not be dead, cf. [1, 2].) 
Remark .  An admissible sequence satisfying the condit ion 
~(t) @ ~(t + 1) 
is called an al lowed sequence (cf. [ i]). 
LEMMA 1. Let  
be an admissible sequence. 
~(0)-----+~(l)lt T ~(2) ----~u "'" 
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Any subsequence of the form: 
s(T) -S /+ s (T -F  1) ~- -*  s (T -~ 2) -----} "" 
11 
is also admissible. 
(2) I f  
and 
then the combined sequence 
r(o) - - *  . . .  
l l  H 
is also admissible. 
The proofs are immediate. 
r (o ) -~r (1)  , . . .  ~ r(t) 
11 II 
r(t) - -  ~(t'), 
,r(t)~u ~(t'+l)~(t'• 2) u'"" 
2.  OUTPUT STABIL ITY  AND HAZARD 
Hereafter we consider the behavior of a circuit C for an arbitrarily fixed input u. 
We shall therefore omit the symbol u under arrows together with the specification 
such as "for an input u." 
DEFINITION 2. A synchronous move (or s-sequence) of a circuit C is a sequence of 
the form 
___+ ~'  _~. .5 ~1 ___+ . . . .  ~..~(k) ___+ . . .  
where  
~(k) = [~(/, ' - l )] iu) ' .6(0) = ~. 
An s-sequence is uniquely determined by its initial state .~. It is always admissible. 
DEFINITION 3. Let s be a state of a circuit C. We consider the behavior of the 
circuit C starting from the state ~. 
( l) A circuit C is said to be output stable for the initial state ~ iff there exists an 
output v which satisfies the following condition. 
For any admissible sequence 
~(0) -~  ~(~) ~ ~(2) -~ , - -  
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starting from the state s(:-: s(0)), there exists an integer to such that 
v(~(t)) ~- D for any t />  t o . 
The output D is called stable output for ~. 
(2) A circuit C is said to be synchronously output stable (or so-stable) iff it is 
output stable in the synchronous move, that is, iff there exist an output t~ and an 
integer k 0 such that 
v(s ~')) D for any k ~ k 0. 
In this case the output • is called s(ynchronously)-stable output. A circuit is so-stable 
if it is output stable, although the converse is not always true. 
DEFINITION 4. A circuit C is said to be hazard free (or s-kazardfree) for an initial 
state ~ iff the following conditions are satisfied. 
(4a) The circuit C is output stable (or so-stable) for the state .~. 
(4b) Let D be the stable (or s-stable) output of C. Then for any admissible 
sequence (or for the s-sequence, respectively) 
s(O) --,- s(1) --,- s(2) - , . -  - . -  ~ s(t) - . . - .  
starting from s (= s(O)), the condition 
si(i)(t ) -~ vj for some t 
implies that 
s~(j)(t') = vj for any t' ~ t. 
A hazard free circuit is a circuit which supplies, eventually, a definite output corre- 
sponding to the input u and the initial state s without transient hazard. In the following 
we shall investigate the stability conditions for a certain class of circuits, including 
semimodular circuits. 
3. PARALLELIZABLE CIRCUITS 
DEFINITION 5. A circuit C is said to be parallelizable for an initial state s iff 
the following condition is satisfied. 
For any admissible sequence 
~(o)~0)-*~(2)~... 
57x/x3/2-4 
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starting from the state s (= ,(0)), the sequence 
~'(0) ~ ~ ' (1 )~ ~' (2 )~ ... 
is also admissible, where ~'(t) stands for [~(t)](u ). 
THEOREM 1. A parallelizable circuit C is output stable (or hazard free) iff it is 
so-stable (or s-hazard free, respectively). 
Proof. Since the "only if" part is obvious, we shall prove the "i f" part in the 
following. Let 
~(0) - -~(1) - -~, (2 ) - -~ . - .  
be an arbitrary admissible sequence starting from ~. We consider the diagram shown 
in Fig. 2. 
~(c)  - .~(1)  . , : (2 )  
r~' (0 ) -  - s '  ( ] )  - - - - - - -~: : '  (2 )  
s ' ' (@)  9 s' ' (1)------~s' ' (2) 
~s ' (3 )  ~ . . . . . . .  
t 
~ ~' ' (3)  - - -~  . . . . . . .  
s (k) (0 ) - - -~  s (k) ( I ) - - -~  s (~) (~) - - -~  s (k) (3) . . . . . . . .  
F IG.  2. A d iagram o f  admiss ib le  sequences .  
A. Every row in this diagram is admissible; in fact, the first row is admissible 
by assumption. Besides, if the kth row is admissible, then so is the combined sequence 
starting from ~: 
~(0) --~ ~'(0) -~ "" --~ ~(~)(0) -+ ~(k)(1) -+ ~r --* "" 
(see Lemma 1). Since C is parallelizable, the sequence 
V(O) --~ ~"(0) ~ "" -+ ~tk+l'(O) --* ~tk+l)(1) ---* -'- 
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and its subsequenee (i.e., the (k -]- l)th row) 
fi{k Vl)(0 ) ~ ~"  ,-1)(1 ) ---+ S~-  1)(2) ---~ "'" 
are also admissible. Every row is therefore admissible. 
B. Suppose that C is so-stable, i.e., 
v(~l~l(0)) = v for any k ~ k 0 (1.1) 
where v is the so-stable output. We shall extend this property by induction on t as 
follows: 
v(~Ck~(t)) = o for any k ~ k 0 and any t ~ 0. (1.2) 
Suppose that the property (1.2) is true for some t. Then, since 
~(t )  ~ ~ l ( t  _t_ 1), 
we have for any k ) k 0 and any j  (1 ~ j  ~ q) 
the i(j)th component s ~k> (t ~- 1) of ~) ( t  + 1) ilj)x , 
- -  s ok) (t~ or  s(k+l)[t$ 
i ( j )~  I i(j} ~ I 
= v i (inductive hypothesis); 
that is, 
vWk~(t + 1))  = ~.  
Thus (1.2) is true for any k ~ k o and any t >/0. 
C. Now let us show that, for any k ~ k o , there is an integer Tk such that 
v(~l~(t))  = v for any t ~ Tk. (1.3) 
This is obvious when k = k o (see (1.2): T~, =: 0). Besides, if the property (1.3) is 
true for some k, then it is also true for k --  1 since the (k --  1)th row in Fig. 2 is 
admissible. Therefore, by the descending induction on k, (1.3) is true for any k ~ k 0 . 
By taking k in (1.3) as 0, it is shown that the circuit C is output stable and o is the 
stable output. 
Remark.  For binary circuits, this result has already been obtained and published 
in Japanese [4]. 
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Now suppose that C is s-hazard free. Let T~.~. be the least integer such that 
s~],(T~.j) = v j .  (1.4) 
Thus  
and therefore 
while 
v~ : s~],(T~..) =: s ~k~ (T  - -  1) or sCk+l}fT - -  1). ~(j) /,:..J i l j )  ~ k . t  
s~+l~tT - -  1) = v i lD  x k , j  
"l 'k.s- 1 >~ TK-I.j. 
Now let us show the property 
s~?l(t ) = v i for any t >~ T k..j. (1.5) 
I f  this property is true for some k, then it is immediate by induction on t that 
s~-l)(t + 1) = s(k-x~ft) or s{P.!.(t) 
i ( j )  , ( j )  x ~t~t 
=-= V j  
for any t ~ T~_I.~ (> Tk.j). Thus  (1.5) is true also for k - -  I. Since (1.5) is true for 
k = k 0 (see (1.2)), it is true for any k ~ k 0 . 
Now if 
for some t, then 
and therefore, by the property (1.5), 
for any t '~t .  
of Theorem 1. 
s. j~(t )  = v j  
t~  To. j 
sio.)(t' ) = v i 
Thus  the circuit C is hazard free. This  completes the proof 
I f  Tk,j = 0, then 7"~.fx.j = 0 since C is s-hazard free. 
If  Tl:.i =/~ 0, then 
s~(T  - -  1) -/: v i{j)  k , j  j 
DEFINITION 5 
implies b ~ a'. 
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4. PARALLELIZABILITY AND SEMI-MODULARITY 
(Muller-Bartky). A circuit C is said to be semimodular iff a -~ b 
The following property is fundamental and often utilized in the theory of semi- 
modular circuits (especially in the discussion on change-charts, cf. [I, 2]). 
LEMMA 2. Let C be a semimodular circuit and 
s(0) -~ s(1) - *  s(2) --~ ... --,- 
be an admissible sequence of C. Then, for any integers k (>/1) and i (1 ~ i <~ n), there 
exists an integer t(k, i) such that 
s~k)(0) = s,(t(k, i)). 
Remark. We can assume that t(1, i) ~ t(2, i) ~< t(3, i) ~< " ' .  
THEOREM 2. 
Proof. Let 
s(O) ~ s(1) ~ s(2) 
be an admissible sequence starting from the state s. 
Since (7 is semimodular, 
s(t + 1) ~ s'(t) 
and therefore 
for any t >/0,  that is, 
Now suppose that 
A circuit C is paralMizablefor an initial state s if it is:semimodular. 
s'(t) --~ s'(t + 1) 
s'(O) - ,  s'(1) ~ s'(2) ~ s'(3) ~ .  
sT(t ) =c  for anyt  >/ t  o . 
We have to show that there exists an integer T ~ t o such that 
si'(t ) .= c for any t >~ T. 
Case I. s / ( t ) -~c for anyt ) t  o . 
(2.1) 
(2.2) 
(2.3) 
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Let us denote si'(to) by d. Then, since 
s'(t)--,, s'(t + 1), 
we have 
s,'(t o + I) =:  s , ' ( to )  o r  sT(t ) 
~dorc .  
Since si'(t o + 1) is not equal to c, 
s~'(t o + 1) : d. 
By a similar discussion, it is shown that 
s,'(t) = d 
for any t ~ t o . Since the sequence (2.1) is admissible, it follows that there exists an 
integer T such that 
s,(t) = d (2.4) 
for any t >/ T. On the other hand, by applying Lemma 2 to the subsequence 
s (T ) -+ s (T  + 1) ~ s(T + 2) -+, 
we obtain that 
s,(t) = s~(T) = c 
for some t ~ T, against property (2.4). Thus it is not the case that si'(t) =/= c for any 
t >/ t o . 
Case 2. s i ' (T )=c  for someT>~t  o . 
By the assumption (2.2), it is immediate that 
si'(t) = c for any t >~ T. 
This is what wc have to show. 
As for the speed-independence, thefollowing facts should bc mentioned. 
(1) There is a parallelizable circuit which is neither speed-independent nor 
semimodular (see Fig. 3.) 
(2) There is a speed-independent circuit which is so-stable but not output 
stable (see Fig. 4.) 
With these regards, the semimodularity is more significant than the speed-in- 
dependence. 
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(0" O* O) 
(o 1 o).~...~ 
(I* I* O) 
FIG. 3. The state diagram of a circuit for a certain fixed input. The only external output 
is the third component xa of its state (xx, x2, x3). The stars (*) indicate the changeable com- 
ponents. This circuit is (i) parallelizable, (ii) so-stable (therefore output stable), but (iii) not 
speed-independent (therefore, not semimodular). 
(0 * I O) " _--(i* I* 0)'I (i I I*) 
(I 0 0") ~ CL 0 ~ I) 
FIo. 4. The:state diagram of a circuit whose external output is the third component of its 
state. For the initial state (0 0 0), this circuit is (i) speed-independent, (ii) so-stable, but (iii) not 
output stable (therefore, not parallelizable). 
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